PCT


WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ : H03H 21/00, 11/30	A1	(11) International Publication Number: WO 00/55969 (43) International Publication Date: 21 September 2000 (21.09.00)
(21) International Application Number: PCT/US (22) International Filing Date: 18 October 1999 (DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT,
(30) Priority Data: 09/268,011 15 March 1999 (15.03.99)	τ	Published With international search report.
(71) Applicant: ADVANCED MICRO DEVICES, INC. One AMD Place, Mail Stop 68, Sunnyvale, CA 940 (US).	-	?
(72) Inventors: ANDERSON, Jeffrey, J.; 5352 Austr Austin, TX 78739 (US). SCHOPFER, Walter, Barton Skyway, Austin, TX 78704 (US). CABLER D.; 12101 Corner Brook Pass, Austin, TX 78739 (S.; 27: R, Carli	5
(74) Agent: APPERLEY, Elizabeth, A.; Advanced Micro Inc., 5204 East Ben White Boulevard, M/S 562, At 78741 (US).		
	•	

(54) Title: METHOD AND APPARATUS FOR IMPEDANCE MATCHING



(57) Abstract

A method and apparatus (100) is provided for impedance matching for a system capable of supporting voice and data bands. The method includes receiving an input signal having a voice and data band, filtering at least a portion of the data band of the input signal to provide a filtered signal, and adjusting the impedance of the system for the voice band in response to the filtered signal to provide an output signal.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	zw	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		
L							



METHOD AND APPARATUS FOR IMPEDANCE MATCHING TECHNICAL FIELD

This invention relates generally to telecommunications, and, more particularly, to impedance matching in a system supporting Plain Old Telephone System (POTS) and x-digital subscriber line (xDSL) techniques.

BACKGROUND ART

In communications systems, particularly telephony, it is common practice to transmit signals between a subscriber station and a central switching office via a two-wire bi-directional communication channel. A line card generally connects the subscriber station to the central switching office. The primary functions of the line card range from supplying talk battery to performing impedance matching to handling ringing signals, voice signals, and testing signals.

Subscriber lines generally have natural characteristic impedance. To drive a signal on a subscriber line while minimizing signal reflection from the far end of the subscriber line and maximizing the signal power coming out the far end, it is desirable to match the characteristic impedance of the subscriber line when it is terminated. This impedance is typically symbolized as Z_{LOOP} , which is a function of frequency and generally decreases as frequency increases. For POTS lines, the value of Z_{LOOP} is determined by individual telephone authorities in various countries and, although somewhat variable, is in the range of 600-900 ohms and may or may not include some type of capacitive element. The extent to which a signal driver is matched to the subscriber line in these systems is measured with a parameter known as 'Return-Loss'. Perfect matching will have an infinite return loss. This indicates that none of the signal transmitted down the wire is reflected back to the driver.

In a Plain Old Telephone System (POTS), the impedance matching function has generally been performed by line cards using a variety of well-known impedance matching filter loops. The function of the impedance matching filter loop in POTS-only applications is to take the input signal, modify it through a programmable gain and delay element, and feed it back to the output so that the input signal sees a different response than it would without the presence of the impedance matching filter. The above-described impedance matching process is effective in accomplishing the intended purpose, at least as it pertains to a POTS-only system.

The Plain Old Telephone System, designed primarily for voice communication, provides an inadequate data transmission rate for many modern applications. To meet the demand for high-speed communication, designers have sought innovative and cost-effective solutions that would take advantage of the existing network infrastructure. Several technological solutions proposed in the telecommunications industry use the existing network of telephone wires. A promising one of these technologies is the xDSL technology.

xDSL is making the existing network of telephone lines more robust and versatile. Once considered virtually unusable for broadband communications, an ordinary twisted pair equipped with DSL interfaces can transmit video, television, and very high-speed data. The fact that more than six hundred million telephone lines exist around the world is a compelling reason for these lines to be used as the primary transmission conduits for at least several more decades. Because DSL utilizes telephone wiring already installed in virtually every home and business in the world, it has been embraced by many as one of the more promising and viable options.

There are now at least three popular versions of DSL technology, namely Asymmetrical Digital Subscriber Line (ADSL), Very High-Speed Digital Subscriber Line (VDSL), and Symmetric Digital Subscriber Line (SDSL). Although each technology is generally directed at different types of users, they all share certain characteristics. For example, all four DSL systems utilize the existing, ubiquitous telephone wiring infrastructure.

20

25

5

10

15

30

35

40

PCT/US99/24100

deliver greater bandwidth, and operate by employing special digital signal processing. Because the aforementioned technologies are well known in the art, they will not be described in detail herein.

DSL and Plain Old Telephone System technologies can co-exist in one line (e.g., also referred to as a "subscriber line"). Traditional analog voice band interfaces use the same frequency band, 0-4 Kilohertz (KHz), as telephone service, thereby preventing concurrent voice and data use. A DSL interface, on the other hand, operates at frequencies above the voice channels, from 25 KHz to 1.1 Megahertz (MHz). Standards for certain derivatives of DSL are still in definition, and, therefore, are subject to change. Thus, a single DSL line is capable of offering simultaneous channels for voice and data. It should be noted that the standards for certain derivatives of ADSL are still in definition as of this writing, and therefore are subject to change.

10

DSL systems use digital signal processing (DSP) to increase throughput and signal quality through common copper telephone wire. It provides a downstream data transfer rate from the DSL Point-of-Presence (POP) to the subscriber location at speeds of up to 1.5 megabits per second (MBPS). The transfer rate of 1.5 MBPS, for instance, is fifty times faster than a conventional 28.8 kilobits per second (KBPS).

15

Although DSL and POTS systems can co-exist on one line, the DSL traffic passing through the POTS circuitry impairs the functionality of the impedance matching filter of the POTS circuitry. This is because decimators and analog-to-digital converters that are ordinarily utilized in a POTS-only system cannot process the high frequencies of the data band, thus causing the performance of the POTS impedance matching filter to degrade.

The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.

20

DISCLOSURE OF INVENTION

In one aspect of the present invention, a method is provided for impedance matching. The method includes receiving an input signal having a voice and data band, filtering at least a portion of the data band of the input signal to provide a filtered signal, and adjusting the impedance of the system for the voice band in response to the filtered signal to provide an output signal.

25

30

In another aspect of the present invention, an apparatus is provided for impedance matching for a system supporting voice and data bands. The apparatus includes a driver having an input terminal and an output terminal, the output terminal of the driver is capable of providing an input signal; a data filter having an input terminal adapted to receive the input signal, the data filter capable of filtering at least a portion of the frequencies from the data band of the input signal to provide a filtered signal; and an impedance matching module capable of adjusting the impedance of the system in response to the filtered signal and capable of providing a first output signal to the input terminal of the driver.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:

35

Figure 1 illustrates a first embodiment of an apparatus in accordance with the present invention;

Figure 2 depicts an embodiment of a method in accordance with the present invention that can be implemented by the apparatus of Figure 1;

Figure 3 illustrates an alternative embodiment of a method in accordance with the present invention that can be implemented by the apparatus of Figure 1;

40

Figure 4 depicts one embodiment of a more detailed block diagram of the apparatus of Figure 1 that can be utilized to implement the methods of Figures 2 and 3; and

10

15

20

25

30

35

40



Figure 5 depicts another embodiment of an apparatus in accordance with the present invention that can implement the methods of Figures 2 and 3.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

MODE(S) FOR CARRYING OUT THE INVENTION

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

Referring now to the drawings, and in particular to Figure 1, an apparatus 100 in accordance with the present invention is illustrated. For clarity and ease of illustration, Figure 1 depicts a single-ended model of the apparatus 100.

The apparatus 100 of Figure 1 is capable of sending and receiving a signal comprising voice and data band. The voice band, as used herein, refers to a POTS voice signal ranging from 0-4 KHz. The data band refers to frequencies above the voice band, and may include, for example, the frequency range employed in xDSL technologies.

Figure 1 includes a driver 105, a data filter 115, and an impedance matching module 120. An output terminal of the driver 105 is coupled to one terminal of a subscriber line 130, which may be a Public Switched Telephone Network (PSTN) line, a Private Branch Exchange (PBX) line, or any other medium capable of transmitting signals.

The impedance of the subscriber line 130 is herein denoted as Z_{LOOP} , and impedance seen by an incoming signal from the subscriber line 130 is hereinafter referred to as Z_{IN} . The value of Z_{LOOP} , which is determined by individual telephone authorities in various countries, may be in the range of 600-900 ohms for the POTS band and in the range of 100-135 ohms for the xDSL band.

Figure 2 illustrates a method in accordance with the present invention that can be implemented by the apparatus 100 of Figure 1 to adjust $Z_{\rm IN}$, the impedance seen by an incoming signal from the subscriber line 130. At block 200, the data filter 115 receives an input signal from a line 135. Because voice and/or data can be transmitted on the subscriber line 130, the input signal received by the data filter 115 may include voice and data band frequencies. To prevent higher frequencies of the data band from impairing the function of the impedance matching module 120, the data filter 115, at block 210, filters at least a portion, if not all, of the frequencies above 4 KHz and provides a filtered (i.e., voice only) signal to the impedance module 120 on a line 140. The impedance module 120, at block 220, adjusts $Z_{\rm IN}$ to substantially match the impedance of the subscriber line 130 for the POTS band in response to receiving the filtered signal from the line 140.

Figure 3 illustrates another embodiment of a method that can be employed by the apparatus 100 of Figure 1 to adjust Z_{IN} to substantially match the impedance of the subscriber line 130. As denoted by like numbers.

WO 00/55969 PCT/US99/24100

blocks 200 and 210 are the same as those of Figure 2. At block 320, the impedance module 120 adjusts the gain of the filtered signal from the line 140 by a selected amount. The impedance module 120 may, for example, have a gain ranging from one to negative one, although the selected gain may vary in other implementations. The impedance module 120 may also, at block 330, delay the filtered signal from the line 140 by a selected interval to adjust Z_{IN} to substantially equal Z_{LOOP} . Those skilled in the art will appreciate that the interval by which the filtered signal is delayed may be implementation specific. At block 340, an output signal from the impedance module 120 on a line 145 is received as at least a portion of the input signal on the line 135 via the driver 105.

Figure 4 illustrates one embodiment of a more detailed block diagram of the apparatus 100 of Figure 1 and, accordingly, the illustrated embodiment can also implement the methods of Figures 2 and 3. An apparatus 400 of Figure 4 includes the data filter 115 and driver 105, which are identical to the ones shown in Figure 1, as indicated by like numbering. Figure 4 further includes a signal adder 402, a resistor (R_A) 404, an impedance matching module 410 and a sense amplifier 420. The impedance matching module 410 includes an impedance matching filter 425, a decimator 430, and an analog-to-digital (A/D) converter 435.

10

15

20

25

30

35

40

The methods of Figures 2 and 3 can be implemented by the apparatus 400 of Figure 4 to adjust $Z_{\rm IN}$ (impedance seen by an incoming signal from the subscriber line) to substantially match $Z_{\rm LOOP}$ (the impedance of the subscriber line 130) for the voice as well as the data band. The sense amplifier 420 measures a voltage across the resistor 404 and, at block 200 (see Figures 2 and 3), provides an input signal on a line 440 that is proportional to the current flowing through the resistor 404. The data filter 115, at block 210, filters at least a portion, if not all, of the frequencies above 4 KHz and provides a filtered (i.e., voice only) signal to the impedance module 410 on a line 445. The A/D converter 435 converts the filtered signal on the line 445 to a digital signal and provides it to the decimator 430 on a line 450.

The decimator 430, through the process of decimation, reduces the frequency of the bits of the signal on the line 450 and provides a larger, and more accurate, signal on a line 455 to the impedance matching filter 425. Decimation is a process well known to those skilled in the relevant art and, therefore, it will not be described in detail herein. Those skilled in the art will appreciate that decimation can be utilized to filter and eliminate undesirable high-frequency components from the signal on the line 450 before it is provided to the impedance matching filter 425 on the line 455.

The impedance matching filter 425, at blocks 320 and 330, is capable of modifying the gain of the signal on the line 455 by a selected amount, as well as capable of delaying the signal by a selected interval to adjust Z_{IN} to substantially equal Z_{LOOP} for the POTS (i.e., voice) band. At block 340, an output signal from the impedance matching filter 425 on a line 460 is provided to the driver 105 on a line 470. In one embodiment, the output signal from the impedance matching filter 425 is added to a downstream signal on a line 465 and then provided to the driver 105 on the line 470. The driver 105 drives the signal from the line 470 onto a line 475. The sense amplifier 420 measures the voltage across the resistor 404 and provides the input signal on the line 440 to the data filter 115.

The data impedance (e.g., as opposed to POTS/voice impedance) seen by an incoming signal is substantially equal to the value of the resistor 404. This is because the apparatus 100 of Figure 1, through the use of the data filter 115, isolates the impedance matching module 120 for the higher frequencies of the data band. When the data band is substantially isolated from the impedance matching module 120, the natural impedance of the apparatus 100 is substantially equals to the impedance of the data band. The data impedance is therefore set primarily by the resistor 404. Thus, as an example, a 100-ohm resistor can be utilized to achieve a data impedance of substantially 100 ohms.



As shown in Figure 4. an incoming voice and data signal can be accessed from a line 480 for additional processing, such as separation of the voice and data bands, for example. As an alternative, the voice signal may also be accessed from the line 445. Additionally, the signal from the line 445 can be accessed for the purposes of performing supervision functions that may be typically required for maintenance of the subscriber line 130.

5

Figure 5 illustrates an alternative embodiment of an apparatus 500 in accordance with the present invention. Figure 5 depicts a signal processing block 510 and a voltage subscriber line integrated circuit (VSLIC) 515 coupled to the subscriber line 130 via first, second, third, and fourth resistors 520, 525, 530, 535. Although the illustrated embodiment includes the VSLIC 515, those skilled in the art will appreciate that other subscriber line integrated circuits (SLICs), including current feed SLICs, may also be utilized in alternative embodiments. A first terminal of the first and second resistors 520, 525 is coupled to a first terminal of the subscriber line 130, while a second terminal of the first and second resistors 520, 525 is coupled to pins AD and SA 540, 545 of the VSLIC 515, respectively. A first terminal of the third and fourth resistors 530, 535 is coupled to pins SB and BD 550, 555, respectively.

15

20

25

For clarity, only relevant portions of the VSLIC 515 and the signal processing block 510 are illustrated. The VSLIC 515 includes first, second, third, fourth, and fifth buffers 558, 562, 564, 568, 572, as well as first and second differential amplifiers 576, 580. An input terminal of the first buffer 558 is coupled to a VIN pin 582, and an output terminal of the first buffer 558 is coupled to the AD pin 540 and to a non-inverting input terminal of the first differential amplifier 576. An input terminal of the second buffer 562 is coupled to the SA pin 545 and an output terminal of the second buffer 562 is coupled to an inverting input terminal of the first differential amplifier 576. An input terminal of the third buffer 564 is coupled to the SB pin 550, and an output terminal of the third buffer 564 is coupled to a non-inverting input terminal of the second differential amplifier 580. An input terminal of the fourth buffer 568 is coupled to an input terminal of the fifth buffer 572. The signals at the AD and BD pins 575, 555 represent a differential version of the signal at the V_{IN} pin 582. An output terminal of the fifth buffer 572 is coupled to the BD pin 555, as well as to an inverting input terminal of the second differential amplifier 580. An output terminal of the second differential amplifier 581. An output terminal of the second differential amplifier 582 is coupled to a VIMT pin 586 of the VSLIC 515.

30

35

The VIMT pin 586 of the VSLIC 515 is coupled to a data filter 590 that substantially filters the frequencies of the data band and provides a voice-only signal to the signal processing block 510. The data filter 590 includes first and second resistors 595, 600. A first terminal of the first resistor 595 is coupled to the VIMT pin 586 and the second terminal of the first resistor 595 is coupled to a first terminal of the second resistor 600. The first terminal of the second resistor 600 is coupled to a first terminal of a first capacitor 605 and a second terminal of the second resistor 600 is coupled to a VIMT pin 610 of the signal processing block 510, as well as to a first terminal of a second capacitor 615. A second terminal of the second capacitor 615 is coupled to a reference voltage, V_{REF} 620. A second terminal of the first capacitor 605 is coupled to a FIL pin 625 as well as to a first terminal of a third capacitor 630. A second terminal of the third capacitor 630 is coupled to an HPIN pin 635 of the signal processing block 510.

40

The signal processing block 510 includes a differential amplifier 640, an analog-to-digital (A/D) converter 644, a decimator 648, a high-pass filter 652, a first and second impedance matching filter 656, 660, a first and

5

10

15

20

25

30

35

40

second signal adder 664. 666, and a digital-to-analog (D/A) converter 668. A non-inverting input terminal of the differential amplifier 640 is coupled the VIMT pin 610 of the signal processing block 510, while an inverting input terminal is coupled to an output terminal of the differential amplifier 640. The output terminal of the differential amplifier 640 is coupled to the FIL pin 625 and an input terminal of the A/D converter 644. An output terminal of the A/D converter 644 is coupled to an input terminal of the decimator 648, and an output terminal of the decimator 648 is coupled to an input terminal of the high-pass filter 652. The output terminal of the high-pass filter 652 is coupled to an input terminal of the second impedance matching filter 660, while an output terminal of the second impedance matching filter 660 is coupled to a first input terminal of the first signal adder 664 via a line 672. A second input terminal of the first signal adder 664 receives a downstream voice signal on a line 670. The first signal adder 664 adds signals from the lines 672, 670 and provides the resulting signal to an input terminal of the D/A converter 668. An output terminal of the D/A converter 668 is coupled to a first input terminal of the second signal adder 666. An input terminal of the first impedance matching filter 656 is coupled to the HPIN pin 635, and its output terminal is coupled to a second input terminal of the second signal adder 666. An output of the second signal adder 666 is coupled to a Vour pin 676 of the signal processing block 510.

The V_{OUT} pin 676 is coupled to the V_{IN} pin 582 of the VSLIC 515 via a resistor, RHF 678. Specifically, a first terminal of the RHF resistor 678 is coupled to the V_{OUT} pin 676, and a second terminal of the resistor 678 is coupled to a first terminal of a capacitor 686, as well as to the V_{IN} pin 582. A second terminal of the capacitor 686 is coupled to the reference voltage V_{REF} 620.

The illustrated embodiment of Figure 5 employs two impedance matching filter loops 686, 687. The first loop 686 includes the first impedance matching filter 656, while the second loop 687 includes the second impedance matching filter 660. The first impedance matching filter 656 of the first loop 686 is capable of providing a selected amount of "fixed" gain and delay, whereas the second impedance matching filter 660 of the second loop 686 is capable of providing a "programmable" amount of gain and delay. Those skilled in the art will appreciate that any combination of "fixed" or "programmable" impedance matching filters 656, 660 may be employed in a particular embodiment, depending on the specific implementation.

The apparatus 500 of Figure 5 can implement the methods of Figures 2 and 3 to adjust Z_{IN} (impedance seen by an incoming signal from the subscriber line) to substantially match Z_{LOOP} (the impedance of the subscriber line) for the voice as well as the data band. The amplifier 584 of the VSLIC 515, at block 200 (see Figures 2 and 3), provides an input signal from the subscriber line 130 to the VIMT pin 586 that is proportional to the sum of the current flowing through the first and fourth resistors 520, 535. The data filter 590, at block 210, filters at least a portion, if not all, of the frequencies above 4 KHz from the signal at the VIMT pin 586 of the VSLIC 515 and provides a filtered (*i.e.*, voice signal with a DC component) signal to the input terminals of the A/D converter 644 and to the first terminal of the third capacitor 630. The third capacitor 630 substantially removes the DC component from the filtered signal and provides a substantially AC voice signal to the HPIN 635.

The first impedance matching filter 656, at blocks 320 and 330, is capable of modifying the gain of the signal from the HPIN pin 635 of the signal processing block 510 by a selected amount, as well as capable of delaying the signal by a selected interval to adjust Z_{IN} to substantially equal Z_{LOOP} . An output signal of the first impedance matching filter 656 on the line 690 can be added, at block 340 (see Figure 3), to a signal on the line 692 and then provided to the VIN pin 582. The signal from the VIN pin 582 is eventually provided to the VIMT pin 586 of the VSLIC 515, and then to the input terminal of the data filter 590.

5

10

15

20

25

30



The A/D converter 644 converts the filtered signal on a line 694 to a digital signal and provides it to the input terminal of the decimator 648. The decimator 648, through the process of decimation, reduces the frequency of the bits of the signal and provides a larger, and more accurate, signal to the input terminal of the high-pass filter 652. The high-pass filter 652 removes substantially all of the DC component from the received signal and provides an AC-voice-only-signal to the input terminal of the second impedance matching filter 660.

The second impedance matching filter 660, at blocks 320 and 330, is capable of modifying the gain of the signal from the high pass filter 652 by a selected amount, as well as capable of delaying the signal by a selected interval to adjust $Z_{\rm IN}$ to substantially equal $Z_{\rm LOOP}$. The second impedance matching filter 660 can be a programmable impedance matching filter that allows a user to program the gain factor, the delay factor, or a combination thereof to vary $Z_{\rm IN}$. An output of the second impedance matching filter 660 can be added to a downstream signal on the line 670 and then provided to the input terminal of the D/A converter 668. The D/A converter 668 converts the signal on the line 696 to an analog signal and provides it to the first input of the signal adder 666.

The data impedance (e.g., as opposed to the POTS impedance) seen by an incoming signal is substantially equal to the sum of the values of the resistors 520, 535. This is because the apparatus 500 of Figure 5, through the use of the data filter 590, isolates the first and second impedance matching filters 656, 660 for the higher frequencies of the data band. The data impedance is therefore set primarily by the resistors 520, 535. Thus, as an example, if the resistors 520, 535 were 50-ohm resistors, the data impedance would be substantially 100 ohms. Those skilled in the art will appreciate that the value of the resistors 520, 535 may be implementation specific, depending on the desired data impedance. Although the illustrated embodiment utilizes resistors 520, 535, it is envisioned that other "resistive" devices, such as transistors or the like, may also be employed to achieve the desired purpose.

The apparatuses 100, 400, 500 (see Figures 1, 4, and 5, respectively) can be integrated in a system capable of transmitting and receiving signals having a voice band and a data band. For example, the apparatuses 100, 400, 500 may be implemented in a line card that supports both POTS and ADSL technologies.

The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.

5

20

30

40

CLAIMS

1. A method of impedance matching in system supporting at least a voice and data band, comprising:

receiving an input signal having the voice and data band;

- filtering at least a portion of the data band of the input signal to provide a filtered signal; and adjusting the impedance of the system for the voice band in response to the filtered signal to provide an output signal.
- 2. The method of claim 1, further including matching an impedance of the data band of the input signal to a natural impedance response of the system.
 - 3. The method of claim 1, wherein adjusting includes modifying the gain of the filtered signal by a selected factor.
- 15 4. The method of claim 3, wherein adjusting includes delaying the filtered signal by a selected interval.
 - 5. The method of claim 4, wherein receiving includes receiving a sum of a downstream voice signal and the output signal as a portion of the input signal.
 - The method of claim 1, wherein the input signal includes a current proportional to a loop current.
 - 7. An apparatus (100) for impedance matching for a system supporting voice and data bands CHARACTERIZED IN THAT
- 25 the apparatus (100) includes:
 - a driver (105) having an input terminal and output terminal, the output terminal of the driver capable of providing an input signal;
 - a data filter (115) having an input terminal adapted to receive the input signal, the data filter (115) capable of filtering at least a portion of the frequencies from the data band of the input signal to provide a filtered signal; and
 - an impedance matching module (410) capable of adjusting the impedance of the system in response to the filtered signal and capable of providing a first output signal to the input terminal of the driver (105).
- 35 8. The apparatus (100) of claim 7, wherein the impedance matching module (410) comprises: an analog-to-digital (435) capable of converting the filtered signal to a digital filtered signal; a decimator (430) having an input terminal capable of receiving the digital filtered signal and an output terminal capable of providing a decimated signal; and
 - a first impedance matching filter (425) having an input terminal capable of receiving the decimated signal and an output terminal capable of providing the first output signal.

5

15

20



- 9. The apparatus (100) of claim 8, further comprising:
- a second impedance matching filter (660) having an input and an output terminal, the input terminal of the second impedance matching filter capable of receiving the filtered signal from the data filter and the output terminal capable of providing a second output signal; and
- a second signal adder (664) having a first and second input terminal and an output terminal, the first input terminal coupled to the output terminal of the first signal adder, the second input terminal coupled to the input terminal of the second impedance matching filter, and the output terminal of the signal adder coupled to the input terminal of the driver.
- - a subscriber line integrated circuit (515) adapted to interface with the subscriber line (530) and capable of providing an input signal from the subscriber line (530);
 - a data filter (590) having an input terminal adapted to receive the input signal, the data filter (590) capable of filtering at least a portion of the frequencies from the data band of the input signal to provide a filtered signal; and
 - a signal processing block (510) capable of adjusting the impedance of the subscriber line (530) in response to the filtered signal.
 - 11. The apparatus (500) of claim 10, wherein the signal processing block (510) comprises:
 - a first impedance matching loop (686) including:
 - a first impedance matching filter (656) having an input terminal and an output terminal, the input terminal adapted to receive the filtered signal; and
 - a first signal adder (666) having a first input terminal and a second input terminal, the first input terminal coupled to the output terminal of the first impedance matching filter (656); and a second impedance matching loop (687) including:
 - a second impedance matching filter (660) having an input terminal and an output terminal, the input terminal adapted to receive the filtered signal; and
 - a second signal adder (664) having a first input terminal and a second input terminal, the first input terminal of the second signal adder (664) coupled to the output terminal of the second impedance matching filter (660) and the second input terminal of the signal adder (664) coupled to the second input terminal of the first signal adder (656).

25





FIGURE 1










FIGURE 3










International ation No PCT/US 99/24100

A. CLASSI	FICATION OF SUBJECT MATTER H03H21/00 H03H11/30				
	·				
According to	o International Patent Classification (IPC) or to both national classifica	ition and IPC			
	SEARCHED				
Minimum do	cumentation searched (classification system tollowed by classification H03H	on symbols)			
Documenta	ion searched other than minimum documentation to the extent that st	uch documents are included in the fields se	arched		
Clastera dia d	ata base consulted during the international search (name of data bas	on and, where are discall energy terms used			
Electronic d	ata base consulted during the linternational search (name of data bas	se and, where practical, search terms used;			
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT				
Category °	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.		
X	US 4 604 741 A (BARSELLOTTI JOHN 5 August 1986 (1986-08-05)	A)	1,7		
Α	the whole document		2,3,8,11		
:					
:					
			:		
Furt	her documents are listed in the continuation of box C.	X Patent family members are listed	in annex.		
° Special ca	tegories of cited documents :	T* later document published after the inte	mational filing date		
	ent defining the general state of the art which is not	or priority date and not in conflict with cited to understand the principle or the	the application but		
considered to be of particular relevance invention "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention					
cannot be considered novel or cannot be considered to "L" document which may throw doubts on priority claim(s) or involve an inventive step when the document is taken alone					
which is cited to establish the publication date of another "Y" document of particular relevance; the claimed invention citation or other special reason (as specified) cannot be considered to involve an inventive step when the					
other	ent referring to an oral disclosure, use, exhibition or means	document is combined with one or mo ments, such combination being obvious in the art.			
P document published prior to the international filing date but later than the priority date claimed "8." document member of the same patent family					
Date of the	actual completion of the international search	Date of mailing of the international sea	arch report		
9	February 2000	16/02/2000			
Name and	nailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2	Authorized officer			
	NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Coppieters, C			





information on patent family members

International Application No PCT/US 99/24100

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4604741 A	05-08-1986	CA 1200938 A DE 3422265 A FR 2556531 A GB 2147476 A,B IT 1174137 B JP 60094593 A	18-02-1986 18-04-1985 14-06-1985 09-05-1985 01-07-1987 27-05-1985